Home

XMC-based FPGA

Product
Processor(s)
Memory
I/O
Ruggedization

Xilinx Virtex-5 LX110T/SX95T FPGA
Dual banks of 36b QDR2 SRAM and 16b DDR2 SDRAM memories
N/A
AC L0, AC L100, CC L100 (contact factory for availability)
Xilinx Virtex-5 LX110T/SX95T FPGA
Dual banks of QDR2 SRAM and DDR2 SDRAM memories
N/A
N/A
Xilinx Virtex-5 LX110T/SX95T FPGA
Dual banks of QDR2 SRAM and DDR2 SDRAM memories
N/A
N/A
Single Xilinx Virtex-5 SXT (SX50T/SX95T)
Up to 256 MB DDR2 SDRAM, 18 MB SRAM Across two banks
80-bits front-panel VDS/LVTTL (40 pairs), 48-bits rear-panel LVDS/LVTTL (24 pairs), x4 PCIe
AC 0, AC 100, CC 100, CC 200, CC 300
Xilinx Virtex-5 SX95T
Two banks of 9Mbytes 250MHz QDR2 SRAM memory; Two banks of 128Mbytes 250MHz DDR2 SDRAM memory
Range of front panel I/O personality modules (including ADC, DAC, LVDS, RS-485/422 and Camera Link)
N/A
Xilinx® Virtex®-5 FPGA (SX95T, LX155T or FX100T)
Four banks of DDR SDRAM memory
64-bit I/O arranged as 32 differential pairs connected directly to the FPGA
N/A


_______________________________________________________________________________

© 2011 Curtiss-Wright Controls, Inc. All Rights Reserved - sitemap